

What is claimed is:

1. In a computerized device, a method for controlling speculative execution of instructions, the method comprising the steps of:

5 detecting a multiaccess memory condition;

 setting a value of a speculation indicator based on the multiaccess memory condition;

10 if the value of the speculation indicator indicates that speculative execution of instructions is allowed in the computerized device, allowing speculative execution of 10 instructions in a processor in the computerized device; and

 if the value of the speculation indicator indicates that speculative execution of instructions is not allowed in the computerized device, not allowing speculative execution of instructions in the processor in the computerized device.

15 2. The method of claim 1 wherein the step of detecting a multiaccess memory condition comprises the steps of:

 identifying a potential of a first processor to access a memory location;

 identifying a potential of a second processor to concurrently access the memory location; and

20 wherein in response to the steps of identifying, the step of setting a value of a speculation indicator comprises the step of setting the value of the speculation indicator to indicate that speculative execution of instructions by at least one of the first and second processors is not allowed in the computerized device for instructions that reference the memory location.

25

3. The method of claim 2 wherein the step of identifying a potential of a first processor to access a memory location comprises the step of:

 detecting an access, by the first processor, to a page table entry of a page table associated with the first processor, the page table entry containing an association to the memory location; and

30

RECEIVED
PATENT AND TRADEMARK OFFICE
JULY 10 2014

retrieving the access to the page table entry; and

wherein the step of identifying a potential of a second processor to access the memory location comprises the steps of:

comparing the content of the access to the page table entry of the first

5 processor to a set of page table entries associated with the second processor to identify a page table entry associated with the second processor that references the memory location associated with the access to the page table entry by the first processor.

10 4. The method of claim 3 wherein the step of comparing the content of the access to the page table entry of the first processor to a set of page table entries associated with the second processor comprises the step of:

detecting that a page table entry referenced by the access to the page table entry of the first processor matches a page table entry contained in a translation lookaside buffer 15 associated with the second processor.

5. The method of claim 2 wherein the step of identifying a potential of a first processor to access a memory location comprises the step of:

retrieving an access to a page table entry by a first processor;

20 wherein the step of identifying a potential of a second processor to access the memory location comprises the step of:

detecting that the page table entry accessed by the first processor matches a page table entry referenced by a memory management unit of the second processor; and

25 wherein the speculation indicator is associated with the matching page table entry referenced by a memory management unit of the second processor; and

in response to the steps of retrieving and detecting, the step of setting a value of a speculation indicator comprises the step of:

30 setting a speculation indicator associated with the page table entry

referenced by a memory management unit of the second processor to indicate that

speculative execution of instructions is not allowed for instructions executed by the second processor that reference memory referenced by the page table entry.

6. The method of claim 1 wherein the step of detecting a multiaccess memory condition
5 comprises the step of:

detecting when at least two processors in the computerized device have a potential to execute instructions that reference locations within a shared page of memory.

10 7. The method of claim 6 wherein the step of detecting when at least two processors in the computerized device have a potential to execute instructions that reference locations within a common page of memory comprises the steps of:

monitoring a first processor translation lookaside buffer reference to a page table associated with a first processor;

15 comparing the first processor translation lookaside buffer reference to a set of translation lookaside buffer references associated with a second processor; and

setting a value of the multiaccess memory condition to indicate that speculative execution of instructions is not allowed by at least the second processor if the first processor translation lookaside buffer reference is associated with memory reference by at least one translation lookaside buffer reference associated with the second processor.

20 8. The method of claim 1 wherein the step of detecting a multiaccess memory condition comprises the step of:

identifying when a translation lookaside buffer span associated with a first processor overlaps a translation lookaside buffer span associated with at least one second processor; and

in response to the step of identifying, the step of setting a value of a speculation indicator based on the multiaccess memory condition comprises the step of:

30 setting the value of the speculation indicator to indicate that speculative execution of instructions is not allowed for portions of the translation lookaside buffer that overlap with one another.

9. The method of claim 8 wherein:

the speculation indicator is associated with a page table entry containing a reference to memory referenced by at least one instruction operating on the processor in
5 the computerized device;

the step of setting the value of the speculation indicator sets the value of the speculation indicator to indicate that speculative execution of instructions is not allowed in the computerized device for pages of memory referenced by translation lookaside buffer entries in at least two processor in the computerized device;

10 and wherein the step of not allowing speculative execution of instructions in the computerized device comprises the steps of:

disallowing speculative execution of instructions by a processor in the computerized device if a speculation indicator associated with any page table entries that contain references to memory referenced by instructions to be executed in that processor
15 indicate that speculative execution of instructions is not allowed in the computerized device.

10. The method of claim 9 wherein the step of not allowing speculative execution of instructions in the computerized device comprises the steps of deactivating at least one
20 speculative execution correction mechanism in the computerized device.

11. The method of claim 1 wherein the step of detecting a multiaccess memory condition comprises the step of:

determining when at least two processors in the computerized device do not have
25 a potential to execute instructions that reference locations within a shared page of memory; and

in response to the step of determining, the step of setting a value of a speculation indicator comprises the step of setting the value of the speculation indicator to indicate that speculative execution of instructions is allowed in the computerized device.

12. The method of claim 1 wherein the step of setting a value of a speculation indicator based on the multiaccess memory condition comprises the steps of:

detecting a change in the value of the speculation indicator from a value indicating speculative execution of instructions is allowed in a processor in the computerized device to a value that indicates that speculative execution of instructions is not allowed in that processor in the computerized device; and

in response to the step of detecting a change in the value of the speculation indicator, performing a speculative execution recover operation for any instructions that have been speculatively executed and which are adversely affected by the change in the value of the speculation indicator.

13. The method of claim 1 wherein the step of detecting a multiaccess memory condition comprises the step of:

operating a multiprocessor cache coherency protocol to detect when a processor in the computerized device accesses a page table entry.

14. The method of claim 1 further comprising the step of executing instructions in the processor in the computerized device.

20 15. A processor configured to control speculative execution of instructions in a computerized device, the processor comprising:

an instruction orderer configured to receive and order a set of instructions for execution based on a speculation indicator;

25 an instruction executer coupled to the instruction orderer, the instruction executer configured to execute instructions in the set of instructions according to an order indicated by the instruction orderer;

a speculation indicator configured to receive and maintain a value that indicates if speculative execution of instructions is allowed in the processor; and

APPLICABILITY OF PEGASUS PROVISIONS

a speculative execution controller coupled to at least one of the instruction orderer and the instruction executer and coupled to the speculation indicator, the speculative execution controller configured to:

detect a multiaccess memory condition;

5 set a value of a speculation indicator based on the multiaccess memory condition;

if the value of the speculation indicator indicates that speculative execution of instructions is allowed in the computerized device, allow speculative execution of instructions in the processor in a computerized device; and

if the value of the speculation indicator indicates that speculative execution of

10 instructions is not allowed in the computerized device, not allow speculative execution of instructions in the processor in the computerized device.

16. The processor of claim 15 wherein when the speculative execution controller is configured to detect a multiaccess memory condition, the speculative execution controller 15 is further configured to:

identify a potential of a first processor in a computerized device to access a memory location;

identify a potential of the processor comprising the speculative execution controller to concurrently access the memory location; and

20 wherein when the speculative execution controller is configured to perform the operations of identifying, the speculative execution controller is configured to set the value of the speculation indicator to indicate that speculative execution of instructions by at least one of the first and second processors is not allowed in the computerized device for instructions that reference the memory location.

25

17. The processor of claim 16 wherein when the speculative execution controller is configured to identify a potential of a first processor to access a memory location, the speculative execution controller is configured to:

ATTORNEY DOCKET NUMBER

detect an access, by the first processor, to a page table entry of a page table associated with the first processor, the page table entry containing an association to the memory location; and
retrieve the access to the page table entry; and

5 wherein when the speculative execution controller is configured to identify a potential of a second processor to access the memory location, the speculative execution controller is configured to:

10 compare the content of the access to the page table entry of the first processor to a set of page table entries associated with the second processor to identify a page table entry associated with the second processor that references the memory location associated with the access to the page table entry by the first processor.

18. The processor of claim 17 wherein when the speculative execution controller is 15 configured to compare the content of the access to the page table entry of the first processor to a set of page table entries associated with the second processor, the speculative execution controller is configured to:

20 detect that a page table entry referenced by the access to the page table entry of the first processor matches a page table entry contained in a translation lookaside buffer associated with the second processor.

19. The processor of claim 16 wherein when the speculative execution controller is configured to identify a potential of a first processor to access a memory location, the speculative execution controller is configured to perform the operations of:

25 retrieving an access to a page table entry by a first processor;
wherein when the speculative execution controller is configured to identify a potential of a second processor to access the memory location, the speculative execution controller is configured to perform the operations of:

ATTORNEY DOCKET NUMBER

detecting that the page table entry accessed by the first processor matches
a page table entry referenced by a memory management unit of the second
processor; and

wherein the speculation indicator is associated with the matching page table entry

5 referenced by a memory management unit of the second processor; and

in response to operations of retrieving and detecting, the operation of setting a
value of a speculation indicator causes the speculative execution controller to be
configured to perform the operation of:

setting a speculation indicator associated with the page table entry

10 referenced by a memory management unit of the second processor to indicate that
speculative execution of instructions is not allowed for instructions executed by
the second processor that reference memory referenced by the page table entry.

20. The processor of claim 15 wherein when the speculative execution controller is

15 configured to detect a multiaccess memory condition, the speculative execution controller
is configured to:

detect when at least two processors in the computerized device have a potential to
execute instructions that reference locations within a shared page of memory.

20 21. The processor of claim 20 wherein when the speculative execution controller is
configured to detect when at least two processors in the computerized device have a
potential to execute instructions that reference locations within a common page of
memory, the speculative execution controller is configured to:

monitor a first processor translation lookaside buffer reference to a page table
associated with a first processor;

compare the first processor translation lookaside buffer reference to a set of
translation lookaside buffer references associated with a second processor; and

set a value of the multiaccess memory condition to indicate that speculative
execution of instructions is not allowed by at least the second processor if the first

processor translation lookaside buffer reference is associated with memory reference by at least one translation lookaside buffer reference associated with the second processor.

22. The processor of claim 15 wherein when the speculative execution controller is
5 configured to detect a multiaccess memory condition, the speculative execution controller
is configured to:

identify when a translation lookaside buffer span associated with a first processor
overlaps a translation lookaside buffer span associated with at least one second processor;
and

10 in response to such as identification, when the speculative execution controller is
configured to set a value of a speculation indicator based on the multiaccess memory
condition, the speculative execution controller is configured to:

set the value of the speculation indicator to indicate that speculative execution of
instructions is not allowed for portions of the translation lookaside buffer that overlap
15 with one another.

23. The processor of claim 23 wherein:

the speculation indicator is associated with a page table entry containing a
reference to memory referenced by at least one instruction operating on the processor in
20 the computerized device;

wherein when the speculative execution controller is configured to set the value of
the speculation indicator, the speculative execution controller sets the value of the
speculation indicator to indicate that speculative execution of instructions is not allowed
in the computerized device for pages of memory referenced by translation lookaside
25 buffer entries in at least two processor in the computerized device;

and wherein when the speculative execution controller is configured to not allow
speculative execution of instructions in the computerized device, the speculative
execution controller is configured to:

30 disallow speculative execution of instructions by a processor in the computerized
device if a speculation indicator associated with any page table entries that contain

references to memory referenced by instructions to be executed in that processor indicate that speculative execution of instructions is not allowed in the computerized device.

24. The processor of claim 23 wherein when the speculative execution controller is

5 configured to not allow speculative execution of instructions in the computerized device comprises, the speculative execution controller deactivates at least one speculative execution correction mechanism in the computerized device.

25. The processor of claim 15 wherein when the speculative execution controller is

10 configured to detect a multiaccess memory condition by:

determining when at least two processors in the computerized device do not have a potential to execute instructions that reference locations within a shared page of memory; and

in response to determining, setting the value of the speculation indicator to

15 indicate that speculative execution of instructions is allowed in the computerized device.

26. The processor of claim 15 wherein when the speculative execution controller is configured to set a value of a speculation indicator based on the multiaccess memory condition, the speculative execution controller is configured to:

20 detect a change in the value of the speculation indicator from a value indicating speculative execution of instructions is allowed in a processor in the computerized device to a value that indicates that speculative execution of instructions is not allowed in that processor in the computerized device; and

in response to detecting a change in the value of the speculation indicator,

25 performing a speculative execution recover operation for any instructions that have been speculatively executed and which are adversely affected by the change in the value of the speculation indicator.

27. The processor of claim 15 wherein the speculative execution controller is configured

30 to detect a multiaccess memory condition by operating a multiprocessor cache coherency

protocol to detect when a processor in the computerized device accesses a page table entry.

28. A speculative execution controller comprising:

5 an interface capable of coupling to an interconnection of a first processor, a second processor, and a memory system in a computerized device;

 processing circuitry coupled to the interface configured to:

 detect a multiaccess memory condition between the first and second processors via the first interface;

10 set a value of a speculation indicator in the memory system based on the multiaccess memory condition in the computerized device;

 if the value of the speculation indicator indicates that speculative execution of instructions is allowed in the computerized device, allow speculative execution of instructions in at least one of the first and second processors; and

15 if the value of the speculation indicator indicates that speculative execution of instructions is not allowed in the computerized device, not allow speculative execution of instructions in at least one of the first and second processors in the computerized device.

20 29. A computerized device comprising:

 a memory system;

 a first processor;

 at least one second processor;

 a speculative execution controller;

25 an interconnection mechanism coupling the first processor, the second processor, the memory system and the speculative execution controller;

 wherein the speculative execution controller is configured to be capable of:

 detecting a multiaccess memory condition between the first and second processors;

set a value of a speculation indicator in the memory system based on the multiaccess memory condition;

if the value of the speculation indicator indicates that speculative execution of instructions is allowed in the computerized device, allow speculative execution of 5 instructions in at least one of the first and second processors in the computerized device; and

if the value of the speculation indicator indicates that speculative execution of instructions is not allowed in the computerized device, not allow speculative execution of instructions in at least one of the first and second processors in the computerized device.

10

30. A computer program product having a computer-readable medium including computer program logic encoded thereon that, when performed in a computer device having a coupling of a memory system and at least two processors, programs a speculative execution controller to perform the operations of:

15

detecting a multiaccess memory condition between the first and second processors;

setting a value of a speculation indicator in the memory system based on the multiaccess memory condition;

20

if the value of the speculation indicator indicates that speculative execution of instructions is allowed in the computerized device, allow speculative execution of instructions in at least one of the first and second processors in the computerized device; and

25

if the value of the speculation indicator indicates that speculative execution of instructions is not allowed in the computerized device, not allow speculative execution of instructions in at least one of the first and second processors in the computerized device.

20201104-0001